H. T. Vergos - Professor
Go to content
Main menu:
Start Page
Research
Publications
Read This First !!!
Ph.D. Thesis
Patents
Journals
Book Chapters
Conferences / Symposia
Workshops
Technical Reports
Citations
R + D Projects
Surveillance over the web
Networks Transparency
SoC Design & Test
Teaching
Undergraduate Courses
Introduction to Computer Systems
Assembly Language Lab
Logic Design I
Logic Design II
CAD for Digital H/W
Design of Special Purpose Systems
Graduate Courses
Fault Tolerant Systems
Diploma Theses
The AT91 Platform
Patents
Publications
Patents
C. Efstathiou, D. Nikolos, H. T. Vergos, J. Kalamatianos and L. Kalampoukas,
High-Speed Parallel-Prefix Modulo 2
n
-1 Adders,
US Patent # US 7155473, World Patent # WO 02/08885.
Back to content
|
Back to main menu
