H. T. Vergos' Homepage
Go to content
Main menu:
Start Page
Courses
Undergraduate
Introduction to Computer Systems
Assembly Language Laboratory
Logic Design I
Logic Design II
E-CAD
Special Purpose System's Design
Graduate
Fault Tolerant Computer Systems
Diploma Theses (in Greek)
Publications
Ph.D. Thesis
Patents
Journals
Proceedings Published as Books
Conferences / Symposia
Workshops
Technical Reports
Research Projects
Surveilance over the web
Industrial networks transparency
C. Caratheodory's Program
The AT91 Environment
Contact Info
Patents
Publications
High-Speed Parallel-Prefix Modulo 2
n
-1 Adders
, C. Efstathiou, D. Nikolos, H. T. Vergos, J. Kalamatianos and L. Kalampoukas, World Patent # WO0208885.
Back to content
|
Back to main menu