H. T. Vergos - Associate Professor


Go to content


H. T. Vergos received the Diploma and the Ph.D. degrees from the Computer Engineering and Informatics Department (CEID) of the University of Patras, in 1991 and 1996, respectively. His Ph.D. research focused on fault tolerant cache memory architectures.

He then worked as an ASIC designer for Atmel Inc. He was engaged in the development of the first worldwide IEEE 802.11 compliant medium access control processor and other network components. He rejoined CEID as a faculty member in 1999 and he currently holds an Associate Professor position.

His research interests include computer architecture and arithmetic, VLSI design and test, rapid prototyping of computer systems and graceful degradation in faulty environments. He serves as a reviewer in several well-known conferences and most accredited international journals. He is a member of the IEEE and the Technical Chamber of Greece.

He currently teaches the "Digital Design I", "Digital Design II" and "E-CAD for Digital Hardware" courses of CEID undergraduate program and the "Fault Tolerant Computer Systems" course of the graduate program. In the past he taught several other courses and supervised a number of hardware laboratories. He supervised the development team of AT91, a complete platform for several undergraduate lab courses.

He served as the Director of the Hardware and Computer Architecture Division while he currently serves as the provisional Director of the Laboratory for Computing (Computer Center) of CEID.

 

 

 

 

 

 

 

 


Contact Info
Computer Engineering & Informatics Dept.,
University of Patras, 26 500, Rio, Greece
Voice : +30 2610 996924
+30 2610 962924
Fax : +30 2610 991909




Back to content | Back to main menu